In order to reduce switching loss of neutral-point clamped (NPC) three-level inverter (TLI), a switching loss minimized discontinuous PWM (SLMDPWM) strategy is proposed firstly. There are DC offset and AC ripple on the neutral-point (NP) voltage when SLMDPWM is used, which causes an appearance of low frequency harmonics (LFHs) in the output voltage. Aiming at this drawback, reduced LFHs (RLFHs) method is then proposed. While using RLFHs, the self-equilibrium ability of NP voltage is thus lost. So, active neutral-point voltage control (ANPVC) is also proposed. The performances of NPC TLI with the proposed DPWM and other DPWMs are compared by simulation and experimental results. The results show that switching loss, LFHs can be reduced significantly and the NP voltage can be controlled within an allowable range. Therefore, the multiple control objectives of reduced switching loss, no LFHs and allowable NP voltage are achieved.
I. INTRODUCTION
Neutral-point (NP) clamped (NPC) three-level inverters (TLI) are more and more widely used because of some advantages over the conventional two-level inverter, such as reduced total harmonic distortion (THD), reduced voltage stress across switching devices, and higher inversion efficiency. The NPC TLI is widely used in many applications such as photovoltaic, wind turbine, and railway electrical traction drive systems [1] - [5] . In order to achieve better performances of NPC TLI, the following requirements for well-established PWM strategies should be satisfied. i) Ensure the NP voltage balance, or NP voltage offset can be controlled within an acceptable range. Since there is unbalance NP voltage inevitably in some application, the good PWM strategies must have some tolerance ability of unbalance NP voltage.
The associate editor coordinating the review of this manuscript and approving it for publication was Yijie Wang . ii) Reduce the harmonics as much as possible even under unbalanced NP voltage, especially low frequency harmonics (LFHs) should be removed.
iii) Reduce switching loss to achieve higher efficiency. One critical issue of NPC TLI is the potential unbalanced NP voltage. There are two components on NP voltage when unbalanced capacitor voltage takes place, which are (a) DC offset and (b) AC ripple [6] , [7] . The unbalanced NP voltage deteriorates the three phase currents when open loop voltage control is used. On the other hand, a closed loop current control can improve the current quality but may aggravate the unbalanced NP voltage. Therefore, stable and reliable operation of the NPC TLI in practice application demands well NP voltage control ability.
Several PWM strategies have been reported to solve the NP voltage unbalance problem of NPC TLI, which are generally classified into space vector PWM (SVPWM) and carrier based PWM (CBPWM) schemes. For SVPWM scheme [8] , [9] , NP voltage control is achieved by adjusting the VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ ratio of dwell times of redundant small vectors during each control cycle. However, which are considerably complex to be implemented. The NP voltage control under CBPWM is to inject an appropriate zero sequence voltage (ZSV) to the reference voltages. Several CBPWM schemes to control the NP voltage have been reported in the literatures [10] - [16] . However, the NP voltage control ability of SVPWM and CBPWM are dependent on load power factor (PF) and modulation index. In [7] , the mechanism of self-equilibrium is studied. When there is DC offset on NP voltage, even-order harmonics are generated at the ac-side. These harmonic currents (mainly second and fourth) can contribute to the NP current under the influence of a non-perfect PI current controller, which appears as ''self-equilibrium'' effect. The self-equilibrium is very important in some PWM strategies without active NP voltage control (ANPVC). Therefore, if the LFHs are removed from the output voltage, the self-equilibrium ability is lost. Then ANPVC must be provided.
In order to achieve the higher efficiency and reduce the bulk of cooling system, the loss produced by TLI should be considered in some applications. Discontinuous PWM (DPWM) has superiority in reducing loss. In [17] , [18] , four space vector based DPWM strategies for TLI are presented, namely, DPWM I-IV. In these DPWM strategies, two phase legs have switching actions while the other one phase is clamped to the positive bus (PB) or negative bus (NB) within one control cycle. Compared with continuous PWM strategies, DPWM can reduce switching loss by arranging the discontinuous intervals appropriately. The main difference of DPWM I-IV is the distribution of discontinuous intervals, as shown in Table 1 , which makes DPWM I-IV suitable for loads with different power factor, respectively. Although switching loss can be reduced effectively by using DPWM, but there are few studies on NP voltage control based on the background of DPWM. There is larger DC offset and AC ripple on NP voltage under DPWM, which results in more LFHs. In [19] , a DPWM method using two different offsets for the NP voltage ripple reduction is proposed, and the effectiveness of the proposed DPWM method is verified by the simulation and the experiment. But the unexpected switching action will appear when different clamping modes switch. To overcome this shortcoming, the modified DPWM with improved PWM sequence is proposed in [20] . In [21] , a hybrid modulation strategy is proposed, and hysteresis control is adopted to switch between the two PWM strategies. But the switching loss reduction ability is weakened due to CBPWM being used in some region. In [22] , by abandoning the vector with larger common mode voltage based on the space vector diagram, appropriate clamping mode is selected to control NP voltage for NPC TLI. For these DPWM methods, NP voltage is well controlled. However, the switching losses are not optimized.
As stated above, larger DC offset and AC ripple on NP voltage will result in more LFHs, so the reduced LFHs method must be considered under DPWM. However, due to the elimination of LFHs, the self-equilibrium ability of NP voltage is also weakened. To control NP voltage within allowable range, ANPVC is also required.
In this paper, multiple control objectives for NPC TLI are considered. Firstly, a switching loss minimized discontinuous PWM (SLMDPWM) strategy is proposed, which can reduce switching losses as much as possible. While SLMDPWM is applied alone, it found that there are DC offset and AC ripple on NP voltage, which causes LFHs in the output line-to-line voltage. Then, to reduce LFHs, RLFHs is applied. But a new problem is then caused. The self-equilibrium ability is lost, which makes the NP voltage rapidly shift. Therefore, ANPVC is proposed based on the background of DPWM. With that, the multiple control objectives is achieved, which makes the NPC TLI operate with high performances in practice. 
II. NPC 3LI AND ITS PWM MODEL
The topology of the NPC TLI is shown in Fig. 1 . Each phase consists of four switching devices and two clamping diodes. The NP is selected as a reference point. When the NP voltage is balance, u C1 = u C2 = u dc /2 is satisfied. When S X1 (X = 1, 2 or 3) and S X2 are on, the output voltage is u C1 = u dc /2, denoted by P level. When S X2 and S X3 are on, the output voltage is zero, denoted by O level. When S X3 and S X4 are on, the output voltage is −u C2 = −u dc /2, denoted by N level. u A , u B , u C denote the phase voltage; i A , i B , i C denote the output current; C 1 and C 2 denote the upper and lower capacitance.
DPWM can effectively reduce switching loss, which can be realized by clamping a certain phase to the PB, NB or NP. DPWM can be implemented either based on SVPWM through redundant vector assignment or CBPWM through ZSV injection. These two implementations are the same in essential. But the calculation process based on CBPWM can be greatly simplified. The three-phase voltages can be rearranged as follow:
Only the phase corresponding to u min can be clamped to the NB, the clamping method is named as DPWM_NB and the ZSV is:
Only the phase corresponding to u max can be clamped to the PB, the clamping method is named as DPWM_PB and the ZSV is:
The traditional DPWM I-IV can be achieved by the combination of DPWM_PB and DPWM_NB as shown in Table 2 . On the other hand, when any one phase is clamped to the NP, the clamping method is named as DPWM_NP. This clamping mode is beneficial to switching losses reduction under some conditions, but the applicability is limited by the other two phase voltage. The ZSV for DPWM_NP can be calculated as:
The u max , u mid , u min denote the three phase after ZSV injected, one of them is equal u dc /2, 0 or -u dc /2 to clamp corresponding phase to PB, NP or NB.
In fact, the condition given below for any clamping mode must be satisfied
The duty ratios of u X can be calculated as:
III. SLMDPWM
In Section 2, the three clamping modes for NPC TLI and their carrier-based realization are revealed. But which specific clamping mode should be chosen to reduce switching loss as much as possible? This issue will be discussed in this section. Generally, switching action is not wanted in the phase with maximum current. The traditional DPWM I-IV often does not meet this requirement with the variation of modulation index m and power factor angle ϕ.
In this paper, a new DPWM, i.e. SLMDPWM is proposed, in which the relationship between phase voltage and current is considered with the variation of m and ϕ to minimize switching loss. The three-phase currents can be rearranged as:
In this Section, u i,max denotes voltage of the phase corresponding to i max ; u i,mid denotes voltage of the phase corresponding to i mid ; u i,min denotes voltage of the phase corresponding to i min .
Case1: If u i,max = u max or u min , which means that i max takes place in the phase corresponding to u max or u min , so DPWM_PB or DPWM_NB should be used to clamp the corresponding phase to PB or NB. Case 2: If u i,max = u mid , which means that i max takes place in the phase corresponding to u mid , so DPWM_NP should be used to clamp this phase to NP. However, over-modulation may be occurred in the phase corresponding to u max or u min . If over-modulation does happen, u i,mid = u min or u max should be further judged to determine the clamping mode.
The above two conditions can achieve the maximum reduction of switching losses, but the adjusted phase voltage must meet (6) . When Case 2 is used, if u max > u dc /2 or u min < −u dc /2 takes place, the phase corresponding to u mid cannot be clamped NP otherwise. So, the phase corresponding to i mid should have no switching action in order to reduce switching loss as much as possible. So the clamping state should be reselected between DPWM_PB and DPWM_NB. The rules for SLMDPWM can be stated as follows.
Rule 1:
The phase corresponding to i max can be clamped to PB, NB or NP to ensure that there is no switching action in the phase corresponding to i max . Rule 2: If Rule 1 cannot be satisfied, the phase corresponding to i mid should have no switching action in order to reduce switching losses.
The flow chart of SLMDPWM based on CBPWM is shown in Fig. 2 .
While m = 0.8 and ϕ = 5π/12, the corresponding modulation waves are shown in Fig. 3 . The detailed description of stages 1, 2, and 3 are conducted as follows and the other stages of 4 to 10 can be analyzed similarly.
Stage 1: phase B is corresponding to i max and u mid . If phase B is clamped to NP, over modulation will occur in phase A. So phase C corresponding to i mid and u min should be clamped to NB. Rule 2 is followed in this interval.
Stage 2: phase B is corresponding to i max and u mid . If phase B is clamped to NP, over modulation will occur in phase A. So phase A corresponding to i mid and u max should be clamped to PB. Rule 2 is also followed in this interval.
Stage 3: phase B corresponding to i max and u mid should be clamped to NP. Rule 1 is followed in this interval.
The conduction losses for different DPWMs are approximately equal while the switching losses are quite different from each other. So for the loss analysis, the switching losses are significant and the conduction loss can be neglected. The average switching losses in a fundamental period with variation of m and ϕ for DPWM I-IV, GDPWM [23] and SLMDPWM can be calculated. Let the switching losses under 7 segments SVPWM as base value, the switching losses under DPWM I-IV, GDPWM and the SLMDPWM can be normalized as following:
P * SL with variation of m and ϕ for different PWM strategies are shown in Fig. 4 . It can be seen that the switching losses reduction ability under DPWM I-IV is influenced by specific ϕ. The switching losses only can be reduced about 13% in worst condition and about 50% in best condition under DPWM I-III. DPWM IV cannot reduce switching loss to half of that under SVPWM, however, when PF is low, its switching losses reduction ability is better than that under DPWM I-III. The switching losses can be reduced about 37% in worst condition and about 50% in best condition under SLMDPWM. The worst condition for SLMDPWM is that m = 1 and ϕ = π/2 or 3π /2. In fact, there is about 85% of region in which the switching losses can be reduced about 50% compared to SVPWM.
It should be noted that P * SL under GDPWM just has a half region to reduce switching loss about 50%, it is because that GDPWM is only effective when m < 0.5 [23] . So SLMDPWM can be seen as an extension of GDPWM.
IV. LFHs CAUSED BY UNBALANCED NP VOLTAGE
The NP voltage is affected when level O is outputted. The average NP current i NP in one carrier cycle can be expressed as
When the carrier frequency is significantly higher than the fundamental frequency, the NP voltage change u NP can be expressed as:
In the interval ωt ∈[0, 2π ], the ripple amplitude u NP _FV can be expressed as the difference between the maximum NP voltage and the minimum NP voltage:
u NPn (13) where u NPn is the NP voltage ripple factor, which is related to m and ϕ. It can be used to evaluate the NP voltage ripple under different PWM strategies. u NPn for SVPWM, DPWM I-IV and SLMDPWM with the variation of m and ϕ are given in Fig. 5 . The maximum ripple on NP voltage under DPWM I-IV appears when m = 0.5 and ϕ = 0, approximately. And the ripple on NP voltage under SLMDPWM is not higher than that of DPWM I-IV. When the NP voltage is shifted by u NP , the voltages across upper and lower capacitor become u C1 = u dc /2 − u NP and u C2 = u dc /2 + u NP . Then, the NP should not be taken as the reference point. Taking NB as the reference point, if the duty ratios of every phase are not compensated, the output voltageũ X of the phase corresponding toũ X referenced to NB can be expressed as:
So, the line-to-line voltageũ AB can be expressed as:
When the NP voltage is shifted by u NP , it can be seen that the line-to-line voltage is changed. It is very complex to analyzeũ AB in this case. Omitting the tedious analysis process, the following conclusions can be drawn.
Fourier analysis shows that there are even-order LFHs in the output line-to-line voltage when there is DC offset on NP voltage and there are odd-order LFHs when there is AC ripple on NP voltage. In fact, the DC offset and AC ripple on NP voltage take place simultaneously, so there are odd-order and even-order LFHs in the output line-to-line voltage. Even-order harmonic voltages will cause even-order harmonic currents, which will favor the self-equilibrium of the NP voltage [7] . However, LFHs are not desired in the output line-to-line voltage, whether even-or odd-order LFHs. Therefore, there are two considerations must be taken into account.
(1) In order to eliminate LFHs in the output line-to-line voltage, which are caused by DC offsets and AC ripples on the NP voltage, the improved PWM strategy must be studied;
(2) While even-order LFHs are removed from the output line-to-line voltage by the improved PWM strategy, the self-equilibrium ability of the NP voltage is thus weakened. Therefore, ANPVC must be provided.
V. RLFHs FOR DPWM UNDER UNBALANCED NP VOLTAGE
From analysis given in Section IV, when the NP voltage is shifted, there are odd-order and even-order LFHs in the output line-to-line voltage if the duty ratios of every phase are not compensated. When the NB is selected as the reference point, considering the maximum utilization of DC bus voltage, the phase voltage is modified as:
Then the duty ratios for u m X can be calculated as
When the NP voltage is shifted, the modulation methods are shown in Fig. 6 . After modified three-phase voltages u m A , u m B , u m C are arranged according to (1) . The phase corresponding to u m max , u m min and u m mid can be clamped to PB, NB and NP under DPWM_PB, DPWM_NB and DPWM_NP, respectively, where u dc − u m max , −u m min and u C2 − u m mid correspond to the ZSVs. Take DPWM_PB as an example, the three phases voltages with ZSV injected can be rewritten as: Combining (17), the modified duty ratios can be acquired. Take u m max = u dc , u m mid > u C2 , u m mid < u C2 as an example, the modified duty ratios can be acquired as: 
Then, the line-to-line voltage can be obtained as: 
From (20), it can be seen that the line-to-line voltage remains the same although NP voltage is shifted. That means the LFHs is removed from the output line-to-line voltage.
The same conclusions can be drawn while DPWM_NB or DPWM_NP is applied. Therefore, after modifying duty ratios, the LFHs caused by unbalanced NP voltage can be eliminated in theory.
VI. ACTIVE NP VOLTAGE CONTROL FOR SLMDPWM
When RLFHs is used, the even-order LFHs are removed from the output line-to-line voltage. And the self-equilibrium ability of NP voltage is thus weakened. The NP voltage will be shifted rapidly. Therefore, ANPVC is needed, and it is also implemented based on the background of DPWM. The positive direction of NP current is defined as flowing from the NP. Therefore, the positive NP current make NP voltage decrease and the negative NP current make NP voltage increase. The average NP current in one control cycle can be expressed as:
where, i * 0 denotes the per-unit average value of NP current, and the real average value i 0 can be obtained by multiplying i * 0 with I m . The i * 0,PB , i * 0,NP and i * 0,NB denote the per unit value of NP current under DPWM_PB, DPWM_NP and DPWM_NB modes.
When m < 0.5, the NP current is relative simple. ANPVC for DPWM can be achieved by choosing DPWM_PB or DPWM_NB properly according to the active power handled TLI. When m > 0.5, DPWM_PB or DPWM_NB should be used. Fig. 7 shows the curves of i * 0,PB and i * 0,NB in ωt ∈ [0, 2π/3] when m = 0.9 and ϕ = π/3. i * 0,PB and i * 0,NB in the intervals of ωt ∈ [2π/3, 4π/3] and ω t∈ [4π/3, 2π ] are similar. When ϕ = 0, π/6, π/3 and π/2, the i * 0,PB and i * 0,NB for m ∈ [0, 1] are shown in Fig. 8 . When t 1 > 2π/3ω, the integral of i * 0,PB and i * 0,NB satisfy with: 
To achieve ANPVC, NP voltage hysteresis control logic is adopted to switch between SLMDPWM and ANPVC, as shown in Fig. 9 . The hysteresis threshold is determined by the allowable shifted NP voltage. When the NP voltage reaches the allowable upper limit, ANPVC is active until the NP voltage is lower than the predefined lower limit. The controller switches between the two operations modes to generate the corresponding PWM sequences.
VII. EXPERIMENTS
The feasibility of the proposed method in this paper has been verified through experiments. The system parameters are listed in Table 3 . Because of modulation strategy is focused on, open-loop control is applied in the experiments for fair comparison to avoid the potential effect by control loop. 
A. EXPERIMENTS FOR SLMDPWM
The steady-state experimental results of DPWM I and SLMDPWM under different m and ϕ are shown in Figs. 10 and 11 , respectively. From the phase voltage of u A , it found that it is clamped to PB and NB alternately, and the clamping interval is constant for DPWM I although under different conditions, but that is quite different for SLMD-PWM. For SLMDPWM, besides PB and NB, u A may be also clamped to NP, and the clamping interval is variable. As shown in Fig. 11 , Rule 1 is satisfied for most conditions, and u A corresponding to peak phase current is just clamped to PB, NB or PB, which can reduce switching losses as much as possible. But in Fig. 11(c) , Rule 2 is satisfied, and u A corresponding to peak phase current cannot be clamped to NP, that is because over-modulation will result in with the increase of m.
Moreover, as shown in Figs. 10 and 11, there are AC ripple and DC offset on NP voltage, and abundant LFHs in output line-to-line voltage, especially under low m and low PF, which are consistent with the theoretical analysis. When the DC offset is dominated on NP voltage, LFHs are mainly evenorder harmonics; when the AC ripple is dominated on NP voltage, LFHs are mainly odd-order harmonics. Comparing to DPWM I, the AC ripple becomes larger and the spectrum characteristics are relatively worse under SLMDPWM. Although its performances are not fine, the NPC TLI can work continuously.
B. EXPERIMENTS FOR SLMDPWM WITH RLFHS AND ANPVC
The experimental results for SLMDPWM with RLFHs but without ANPVC are shown in Fig. 12 . It can be seen that the NP voltage is gradually shifted during the start process. When the NP voltage offset protection is triggered, the NPC TLI stops working. It indicates that SLMDPWM only with RLFHs cannot be used in practice, which is consistent with the theoretical analysis.
When the m = 0.9, ϕ = 6.4 • , there is no obvious shift on NP voltage although SLMDPWM with RLFHs is used. That is because very small even-order harmonic current is sufficient to ensure self-equilibrium in this case. But this mechanism may be unstable and ANPVC is still needed.
The experimental results for SLMDPWM with RLFHs and ANPVC are shown in Fig. 13 . It can be seen that NP voltage is always gradually shifted, and the shifting speed is related to the operation conditions. When the offset reaches the upper limit, ANPVC is intervened to quickly recover NP voltage. The process is repeated and the NP voltage can be controlled within an acceptable range.
The steady state experimental results for SLMDPWM with RLFHs and ANPVC are shown in Fig. 14. By comparing the spectrum of output line-to-line voltage u AB shown in Figs. 11 and 14 , it can be seen that LFHs are effectively reduced in Fig. 14. Moreover, from Fig. 14, it found that the ANPVC process is short, so SLMDPWM is applied most of the time. That means the low switching losses can be obtained almost the same with that only using SLMDPWM.
C. TEMPERATURE RISING FOR DIFFERENT PWM STRATEGIES
At the same environmental temperature and cooling condition, the infrared thermal images for different PWM strategies including SVPWM, DPWM I and SLMDPWM after two hours operation are shown in Fig. 15 , where the results under the conditions of m = 0.8 and 10A rms phase current for ϕ = π/12 and 5π/12 are given, respectively. Regardless of ϕ = π/12 and ϕ = 5π/12, arranged in descending order of the temperature rising, SVPWM, DPWM I and SLMD-PWM are listed. It indicates that SLMDPWM can effectively reduce switching losses and temperature rising of the system.
From the experimental results, it can be seen that:
(1) While SLMDPWM is applied, there are AC ripple and DC offset on NP voltage, which causes LFHs.
(2) If SLMDPWM with RLFHs is used, since the evenorder LFHs are removed from output line-to-line voltage, the self-equilibrium capability of NP voltage is weakened. The NP voltage is rapidly shifted and the NPC TLI cannot work continuously.
(3) When SLMDPWM with LFHR and ANPVC is used, the TLI can work continuously; the LFHs are reduced significantly. And the offset on NP voltage is limited within allowable range.
(4) The switching loss reduction ability of SLMDPWM with LFHR and ANPVC is prior to the traditional DPWM.
Finally, the comparisons of different DPWMs are listed in Table 4 . It can be seen that the proposed SLMDPWM with RLFHs and ANPVC can achieve multiple control objectives, which makes NPC TLI possessing more practical performances.
VIII. CONCLUSION
In this paper, SLMDPWM is proposed to reduce switching losses of NPC TLI as much as possible. But there are DC offset and AC ripple on NP voltage, which causes LFHs in the output line-to-line voltage. So, RLFHs method is proposed to suppress LFHs. However, the self-equilibrium capability of NP voltage is then weakened. The NP voltage is rapidly shifted and the TLI cannot work continuously. Thus, ANPVC is also proposed to control NP voltage. With that, the NP voltage can be controlled within an allowable range, but there are no LFHs in the output line-to-line voltage. Finally, multiple control objectives are achieved. The proposed method may be very suitable for the applications where switching losses and harmonics are strictly required.
